electric_bolt Power Electronics Calculator

Buck Converter Power Stage Calculator

Full loss-budget analysis with 10-mechanism efficiency modeling, synchronous & catch-diode topologies, multi-phase ripple cancellation, transient droop budgeting, and Middlebrook input-filter stability verification.

tune

Design Parameters

bolt Core Parameters
expand_more
Input Voltage (Vin) Volts
Output Voltage (Vout) Volts
Output Current (Iout) Amps
Switching Frequency (fsw) kHz
500 kHz
Inductor Ripple (ΔiL) % of I_phase
30%
Output Ripple Target (ΔVout) mV
Typical: 10–100 mV (0.1–1% of Vout)
swap_horiz Topology & Phases
expand_more
Rectification Topology
Diode Forward Voltage (Vf) mV
Schottky: 300–500 mV
Number of Phases (N)
memory MOSFET Parameters
expand_more
HS Rds(on) mΩ
LS Rds(on) mΩ
Switch Rise Time (t_rise) ns
Switch Fall Time (t_fall) ns
Output Capacitance (Coss) pF
Gate Charge HS (Qg) nC
Gate Charge LS (Qg) nC
Gate Drive Voltage (Vdr) V
timer Dead Time & Snubber
expand_more
Dead Time (per edge) ns
Body Diode Vsd V
Snubber Capacitance pF
Set to 0 to disable snubber loss
Snubber Resistance Ω
air Inductor Parameters
expand_more
Winding DCR mΩ
Core Material
Steinmetz K kW/m³ convention
α (freq exp)
β (flux exp)
Core Volume mm³
Core Area Ae mm²
Number of Turns (N)
battery_charging_full Output Capacitor Bank
expand_more
ESR (per cap) mΩ
Number of Parallel Caps
sensors Current Sense
expand_more
Sensing Method
Sense Resistor mΩ
filter_alt Input Filter & Stability
expand_more
Filter Inductance (Lf) µH
Filter Capacitance (Cf) µF
Damping Resistance (Rd) Ω
trending_up Transient Response
expand_more
Load Step (ΔI_step) A
Max Droop Budget (ΔV) mV
Load Step Slew Rate A/µs
0 = instantaneous step (worst case)
Duty Cycle
—%
Min Inductance
—µH
Min Output Cap
—µF
Peak Inductor Current
—A
RMS Inductor Current
—A
RMS Input Current
—A
Efficiency
—%
Total Power Loss
—W
Output Ripple (actual)
—mV
Inductor Slew Rate
—A/µs
Transient Recovery
—µs
Middlebrook Margin
—dB
show_chart

Efficiency vs. Load Current

η (%) swept from 0.01% to 100% of rated Iout. ● marks the rated operating point.

bar_chart

Loss Breakdown at Rated Load

Proportional contribution of each loss mechanism (mW).

functions Key Design Equations

D= Vout / Vin L_min= (Vin − Vout) × D / (fsw × ΔiL) C_ripple= ΔiL / (8·fsw·√(ΔVout² − ΔV_esr²)) [ESR-aware] C_droop= L·ΔI²·K_slew / (2·Vout·(ΔV_droop − ΔI·ESR)) [ESR-aware] I_peak= I_phase + ΔiL/2 K(N,D)= Dm·(1/N−Dm) / (D·(1−D)) [ripple cancel] η= Pout / (Pout + Σ losses) × 100% |Zin|= Vin² / Pout [Middlebrook neg. impedance]

Ready to design your full power tree?

Use DC Power Architect to model your complete multi-rail system with buck converters, LDOs, loads, and real-time simulation.

schema Open DC Power Architect
Note: These tools and articles provide theoretical estimates for educational purposes. Actual results may vary depending on real-world component tolerances, parasitics, and thermal conditions.